REMARKS

1	Claims 1-20 have been presented for examination in
2 .	the above-identified U.S. Patent Application.
3	
4	Claims 1-20 have been rejected in Office Action
5	dated November 26, 2004, the Office Action imposing a
6	final rejection on all claims.
7	
8	Claims 1, 8, and 12 have been amended by this
9	Amendment B.
10	
11	Claim 2 has been cancelled by this Amendment B.
12	
13	Claim 21 has been added by this Amendment B.
14	
15	Claims 1 and 3-21 are in the Application and
16	reconsideration of the Application is hereby respectfully
17	requested.
18	1 N. C. of Dogo 2 and
19	Referring to Paragraph No. 6 of Page 2 and
20	continuing through Paragraph 11 on Page 7 of Office
21	Action dated November 26, 2004, Claims 1-20 have been
22	provisionally rejected under the doctrine of obviousness
23	double patenting. As indicated by Examiner, responses to
24	the double patenting rejection, such as the terminal
25	disclaimer, are available. However, because these rejections are provisional, at present, i.e., no Claim
26	having been allowed in either the present Application or
27	the referenced Applications, Applicant prefers to place
28	the referenced Applications, Applicant proteins to plant this matter in abeyance pending the outcome of the
29	the application and/or the references.
30	blosecution of the abbitogram and of the

Page 10

32

33

\$108268

However, Applicant appreciates the detail provided by 1 Examiner. 2 Referring to Paragraph Nos. 10-20, Claims 1-20 have 4 . been rejected under 35 U.S.C. 102(b) as being anticipated 5 by U.S. 5,845,153 issued in the name of Sun et al 6 (hereinafter referred to as Sun). Before directly 7 addressing the rejection, the invention disclosed by the Application will be summarized. The Utopia protocol 9 implements a procedure for transferring data between data processing machines. A Utopia-protocol interface is 11 needed to interface between the data processing systems. 12 In the present invention, the Utopia interface interfaces 13 with the direct memory access unit of the processor. 14 signals defined by the Utopia protocol are given in Table 15 1 on Page 6 and 7 of the Specification. For particular 16 · implementations using the Utopia protocol, other signals 17 can be added. For example, the WD-WR and the WRD_RDY 18 signals are shown in Fig. 2 and other Figures of the 19 present Application are not part of the Utopia protocol. 20 In particular, the event signal is disclosed and claimed. 21 22 · This event signal indicating a status of the buffer memory for both the receive and the transmit modes of 23 operation. For the receive mode, the event signal 24 indicates that the buffer memory unit has a complete data 25 cell stored therein. This data cell can then be 26 appropriately redirected through the direct memory unit. 27 28 For the transmit mode, the event signal indicates to the direct memory access unit that space is available for the 29 storage of an entire data word. This event signal is not 30 a matter of design choice. By signaling the status of the 31 buffer memory unit, the difference between the

> Page 11 TI-31779

performance of the direct memory access unit and the

34 buffer memory unit is compensated for. In other words,

```
the extremely rapid direct memory access unit is
1
   activated only when a complete data cell can be
2
   transmitted. This implementation insures that the
4 activity of the direct memory access unit will not be
    interrupted once a data transfer is begun. Claims 1, 8,
 5
    and 12, the independent Claims, have been amended to
 6
    specifically refer to the event signal. In addition to
    these limitations, Claims 7, 21 (newly added) and Claim
 8
    20 describe the clearing of the event signal, the
10 clearing providing an improvement in performance.
11
         Referring now to the Sun reference, this reference
12
    also describes a Utopia-protocol interface for
13
    asynchronous transmission of data. The thrust of the
14
    disclosure is the segmentation and reassembly of variable
15
    data cells. Some signals are described in the Sun
    reference. For example, in the section cited by
17
    Examiner, in Col. 3, lines 1-12, a multi-bit address
18
    signal (asserting read or write signal), asserting multi-
19
    bit data signal and an address signal are described.
20
    Notice that in lines 1-3 of Col. 3, the memory interface
21
22 addresses an external memory in a conventional manner.
    While it is not completely clear how this exchange is
    related to the data exchange of the present invention, it
 24
    appears that nothing extraordinary, i.e., no new signals,
 25
     such as the event signal, are employed by the Sun
 26
     reference. Consequently, the rejection of Claims 1 and
 27
 28 . 3-20 under 35 U.S.C. 102(b) as being anticipated by the
     Sun reference is respectfully traversed.
 29
 30
          In addition, the Claims of the present application
 31
     include the limitation that the interface unit can act in
 32
     a master mode or in a slave mode.
                                        In certain
 33
 34 applications, particularly applications involving digital
```

16

```
signal processors, it is for the interface unit of the
  present invention to be able to act in either the master
                            The Sun reference does not
  mode or the slave mode.
   appear to disclose, teach or suggest this distinction.
  For this reason also, the rejection of Claims 1 and 3-20
   under 35 U.S.C. 102(b) as being anticipated by the Sun
6
   reference is respectfully traversed.
7
        Therefore, rejection of Claims 1 and 3-21 under 35
9
   U.S.C. 102(b) as being anticipated by the Sun reference
10
   is respectfully traversed. In addition, a possible
11
   rejection under 35 U.S.C. 103 as being unpatentable in
12
   view of the Sun reference would be traversed because the
13
    Sun reference does not include features sought to be
   protected by the claims of the present Application.
15
```

*108268 TI-31779 Page 13

CONCLUSION

- In view of the foregoing discussion and the
- 2 foregoing amendments, it is believed that Claims 1 and 3-
- 3 21 are now in condition for allowance and allowance of
- 4 Claims 1 and 3-21 is respectfully requested. Applicants
- 5 hereby respectfully request a timely Notice of Allowance
- 6 be issued for this Application.

Respectfully submitted,

William W. Holloway

Attorney for Applicants

Reg. No. 26,182

Texas Instruments Incorporated PO Box 655474, MS 3999 Dallas, TX 75265 (281) 274-4064

PAGE 15/15 * RCVD AT 5/26/2005 2:30:49 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-2/0 * DNIS:7464000 * CSID: * DURATION (mm-ss):04-28